processing levels to handle a raw data rate of nearly 100 Gigabytes per second and bring the trigger rate down to 10 KHz
Short links that connect devices on the same board or backplane are implemented as 20 MHz synchronous serial links. Longer links that connect host to backplane are implemented as 12. 5 MHz asynchronous serial links.
The serial link sends and receives 33-bit words. Figure 3 shows the three basic word fonnats. Data words contain usedefined data Typically, these get placed into a local buffer until a message word is received that tells the software how to deal with them.
Message words contain a 31-bit payload that is defined by the software. Message Send a raw configuration stream to the FPGA.
download mode. The bitstrem will set its new configuration.
Receiver: A break signal will reset the FPGA and put it in
Encoded
The control node also accepts comrnands from downseeam nodes to pass messages upstream. This allows remote devices to send occasional text messages to the host to indicate error conditions or status changes. This feature will be accessible to user-level programs running in remote CPU as printf-like system calls. 
Serial Link Encoding
Sumac links that run between boxes use RS-485 differential signaling at 12.5MHz. A serial encoding scheme is needed that embeds a clock reference into the data, and maintains a reasonable DC bias. For Sumac, the 33-bit word is broken into eight "nibbles". The first nibble is 5 bits; the other seven are 4 bits each. The nibbles axe then encoded using 5B/6B or 4B/5B NRZI encoding.
NRZI (Non-Return to Zero Inverted) encoding uses a transition to indicate a 1, and the absence of a transition to indicate a 0. The 5B/6B encoding inserts an extra bit into .each nibble to insure that there is a transition (1) at least once every 4 bits. The table shows how each combination is encoded. In addition to the 32 data encoding, there are also coding for a FILL word which is sent whenever there is no data to send, and a SYNC word which is sent at link startup or when an error is detected. Any code not in the For 4B15B encoding, a subset of the 5B/6B is used. Only the lowest 5 encoded bits are used to represent a 4-bit nibble. 
SDecial states

Break
Config
If the Host sends a Break-High followed by a Break-Low, then the Slave is resex, and its FPGA is cleared and prepared to accept a new bitstmm configuration. Each bit of configuration data is sent to the FPGA as a 3-bit tiame on the serial link. The frame consists of a high start bit followed by a data bit, followed by a low stop bit. For each frame, the FPGA configuration clock (C-CLK) is cycled once, and a bit is written into the €PGA on the rising edge.
111111
If the Host holds the serial link low for 10 microseconds (Break-Low), hardware reset is asserted on the 
